ScholarWorksIndianapolis
  • Communities & Collections
  • Browse ScholarWorks
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Subject

Browsing by Subject "Switches"

Now showing 1 - 2 of 2
Results Per Page
Sort Options
  • Loading...
    Thumbnail Image
    Item
    CentFlow: Centrality-Based Flow Balancing and Traffic Distribution for Higher Network Utilization
    (IEEE, 2017) Challa, R.; Jeon, S.; Kim, D. S.; Choo, H.; Electrical and Computer Engineering, School of Engineering and Technology
    Next-generation networks (NGNs) are embracing two key principles of software defined networking (SDN) paradigm functional segregation of control and forwarding plane, and logical centralization of the control plane. A centralized control enhances the network management significantly by regulating the traffic distribution dynamically and effectively. An eagle-eye view of the entire topology opens up the opportunity for an SDN controller to refine the routing. Optimizing the network utilization in terms of throughput is majorly dependent on the routing decisions. Open Shortest Path First (OSPF) and Intermediate System to Intermediate System (IS-IS) are well-known traditional link state routing protocols proven with operation over operator networks for a long time. However, these classical protocols deployed distributively fall short of expectation in addressing the current routing issues due to the lack of a holistic view of the network topology and situation, whereas handling enormous traffic and user quality of experience (QoE) requirements are getting critical. IP routing in NGN is widely expected to be supported by SDN to enhance the network utilization in terms of throughput. We propose a novel routing algorithm-CentFlow, for an SDN domain to boost up the network utilization. The proposed weight functions in CentFlow achieve smart traffic distribution by detecting highly utilized nodes depending on the centrality measures and the temporal node degree that changes based on node utilization. Furthermore, the frequently selected edges are penalized thereby augmenting the flow balancing and dispersion. CentFlow reaps greater benefits on an SDN controller than the classical OSPF due to its comprehensive view of the network. Experimental results show that CentFlow enhances the utilization of up to 62% of nodes and 49% of links, respectively, compared to an existing Dijkstra algorithm-based routing scheme in SDN. Furthermore, nearly 6.5% more flows are processed networ- wide.
  • Loading...
    Thumbnail Image
    Item
    GNRFET-Based DC-DC Converters for Low Power Data Management in ULSI System, a Feasibility Study
    (IEEE, 2021) Mekhael, George; Morgan, Nathaniel; Patnala, Mounica; Ytterdal, Trond; Rizkalla, Maher; Electrical and Computer Engineering, School of Engineering and Technology
    Low power data management is an approach that distribute the supply power on the various modules in the chip, following certain algorithms such as dynamic voltage sharing (DVS), single input multiple data (SIMD) among others with a coil-less circuit design. The key factors for reducing the power and enhancing the efficiency is attributed to the lower feeding power supply, high device mobility for low power consumption, the device size, and the architecture used in the design. Graphene Nano Ribbon Field Effect Transistors (GNRFET) based Buck and Boost converters were designed for single input/multiple outputs conversion. The design features very high efficiency that exceeds 90% at very high frequencies. The input was 0.7V with outputs of 0.35V and 1.4V for buck and boost converters respectively. The design gains from the high mobility feature of the nano scale GNRFET devices, and the low supply power applied to the various modules in the chip. A 10nm scale channel device with 4 ribbons were considered, and the switch capacitor (SC) approach was utilized. The study of the transient analysis, the static power, dynamic power, and ripple voltages at different design constraints were investigated versus the conversion parameters including the frequency, load, and duty cycles. The efficiency at a high load was estimated to be near 97%, while at low load and lower switching frequencies, the efficiency was estimated to be near 85%.
About IU Indianapolis ScholarWorks
  • Accessibility
  • Privacy Notice
  • Copyright © 2025 The Trustees of Indiana University