ScholarWorksIndianapolis
  • Communities & Collections
  • Browse ScholarWorks
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Subject

Browsing by Subject "Fault Attacks"

Now showing 1 - 1 of 1
Results Per Page
Sort Options
  • Loading...
    Thumbnail Image
    Item
    Several Fault Attacks on Smart Card Signature Schemes
    (Office of the Vice Chancellor for Research, 2015-04-17) Biswas, Priyam; King, Brian
    Today’s financial industry is moving towards digital signature enabled applications using smart card technology. Worldwide, many financial organizations have mandated to use smart card for financial credit and debit transfer. In addition, the United States government has adopted smart card technology for its major credentialing initiatives. So, a small security flaw can cost a massive loss in the industry, hence the security measurements of smart card is immense. A variety of attacks on smart card enabled signatures schemes have been proposed. In this work we discuss several fault attacks. Here, the attacker induces a fault on the smart card during the signature generation process as executed on the smart-card, thus outputting a faulty signature. By repeating this attack several times, the attacker collects enough faulty outputs that they can calculate the signing key. With this key, the attacker is then free to conduct transactions without any financial repercussion. In this work we discuss three types of fault attacks, the bit-flip attack, the counter fault attack and the doubling attack. Apart from implementing these attacks, the main challenge is to identify the valid patterns that can be used to match the correct key bits. Pruning invalid patterns (patterns that produce “false positive results”) also plays a significant role as it effectively reduces the time required for matching. We address this issue by constructing state machines which efficiently provide possible valid patterns and the algorithms that can be used to calculate the signing key.
About IU Indianapolis ScholarWorks
  • Accessibility
  • Privacy Notice
  • Copyright © 2025 The Trustees of Indiana University